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Abstract 
Area miniaturization is the essence of compaction of any application circuit in chip designing. The physical design 
stages involve virtual design realizations iterated for their efficiency. For this purpose, the CAD algorithms offer a 
variety of solutions depending on the needs and specifications of the designer. The use of EDA tools help in 
visualization of the effects of design algorithms on the circuit performance and the dimensions of the floor area 
occupied by the design. This paper demonstrates the effect of the hybrid algorithm on the circuit design. In this 
paper the effect of applying the move based partitioning algorithms KL,FM to circuitsand optimizing the cells of the 
circuit using Hybrid Genetic Algorithm (HGA) is discussed. The results suggest that, this approach on circuits 
provides scope to unify the stages of physical design stages of partitioning and placement and also optimize the area 
parameter of a physical design process. 
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1. INTRODUCTION 
Partitioning is the first design step towards the production of chip from a design. The CAD 
algorithms play a vital role in modeling the design with minimal effort [1,6].The application 
logic is mapped as a graph and the connectivity of all the elements of the design are translated to 
non directed graph. Then the soft and hard blocks are decided. The choice of the design style as 
full custom or semicustom ASICs depend on the intended functionality of the chip, time to 
market and the total number of chips to be manufactured[2,3]. 
 Table [1]: Chip Area, Performance and Fabrication for different designs 
 
 
 
 
 
 
 
The table[1] above describes the essence of various design style to parameter under 
consideration. The Design styles can be seen as to cater to the differing needs of the application 
development purpose. From the Comparison in table[1], it can also be observed that the full 
custom providescompact layouts for high performancedesigns and FPGA is completely 
prefabricated and requires no user specific fabrication steps[2,4].The stage of partitioning, 
though entitles as a separate step; it is validated only through the placement stage.[3] This 
necessitates the need for unification of these consecutive and distinctly irreversible stages of the 
physical design[5,7]. This paper documents an implementation based on using hybrid genetic 
algorithm on partitioning algorithms of KL and FM, to reduce the cut size and achieving are 
optimization. 
2. Problem formulation 
The circuit is visualized as graph. A hypergraph G = (V, E) of the circuit is considered.V = {v1, 
v2,….,vn} are a set of vertices of the hypergraph and  E = {e1, e2,…, em} are a set of 
hyperedges. Each vertex represents a component and a hyperedge joining the vertices; whenever 
the component corresponding to these vertices are to be connected. Thus each hyperedge is the 
subset of vertex set.In other words, each net is represented by a hyperedge.  
Parameter Style 
 
 Full-custom Standard cell Gate array FPGA 
Area Compact Compact to 
moderate 
Moderate Large 
Performance High High to 
moderate 
Moderate Low 
Fabricate All layers All layers Routing layers 
only 
No layers 
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The partitioning problem is to partition V into V1, V2, …,Vk where  Vi  and Vj = e i j. Partition 
is also referred to as‘cut’ in the graph. The cost of partitioning is called the cut size, which is the 
number of hyperedges crossing the cut.Minimization of a cost function, is as shown in eq (1) 
below  
 Where i, j are the vertices of an edge ,C = cost of cut , I [i,j] = cost of an edge. 
As the problem involves bi-partitioning of a circuit, equality condition must be satisfied aseq (2):
  (2) 
Where mi and nj are nodes in the two partitions[8,9].This forms the initial input netlist from the 
circuit and determines the gain calculation and stopping criterion of the algorithms.The detailed 
procedures on various algorithms is studied before choosing move based KL and FM 
algorithm[12,13].The algorithm pseudocodes for KL and FM are implemented for move based 
partitioning [8,9] and the hybrid genetic algorithm[10,11] with mincut procedure is implemented 
for optimization [14,15].All the codes are implemented  in C Language. 
2.1. METHODOLOGY 
The outline of the method used for the area reduction is discussed using a sample circuit from the 
ACM/SIGDA benchmark suite [18].  The c17 circuit is considered. It is a small category sized 
circuit which has 5 lines from primary input gates and 4 lines from interior gate outputs and 2 
lines from output gates.The circuit has the fan in of 2 and fanout of 2 . 
The circuit is converted as a net list and then the algorithms are applied. Initially the nodes are 
partitioned using KL algorithm and then mincut algorithm merged with genetic algorithm 
[14,15] is used as hybrid genetic algorithm approach to minimize the area parameter of the 
circuit at gate level[16,17].The table [2] shows the size details of the test circuits considered 
before applying any algorithms. The various test circuits have different number of cells at gate 
level. 
Table[2]: Size details of the test circuits considered from the bench mark suite. 
 
 
 
 
 
 
 
 
 
 
 
Circuit Size ACM / 
SIGDA 
circuits 
Lines 
from 
primary 
I/P 
Gates 
Lines from  
Interior 
Gate 
outputs 
Lines 
from 
primary 
O/P gates 
Fan 
IN 
Fan 
OUT 
Small size C17 5 4 2 2 2 
Small size C432 32 153 7 9 9 
Medium size C1908 33 855 25 8 16 
Medium size C3540 50 1647 22 8 16 
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The optimization is achevied using the Genetic algorithm approach. Further the GA is infused 
with the mincut algorithm and the Hybrid genetic algorithm performance on the test circuit using 
KL and FM algorithms is discussed in the Tables [3 and 4].The mincut algorithm defines the 
fitness s function of the genetic algorithm, thus making it Hybrid Genetic Algorithm 
[HGA].Table [3] describes the details of number of cut obtained, fitness function and the amount 
of area reduction achieved using C1908 circuit and Table [4] describes the same using C3540 
circuit. 
Table[3]: Result of the hybrid partition algorithm on the C1908 circuit. 
Partitioning 
Value 
Algorithms 
 
No.  of  cuts Fitness 
function 
%Area Reduction 
 
14 
KL+Mincut+GA/ 
 
FM+Mincut+GA 
 
169 
 
21 
                  32.3%  / 
 
                  33 .2 % 
 
16 
KL+Mincut+GA/ 
 
FM+Mincut+GA 
 
210 
 
20 
32.82% /  
 
33.86 % 
 
21 
KL+Mincut+GA/ 
 
FM+Mincut+GA 
 
100 
 
12 
36.73% / 
 
                  36.85% 
Table[4]: Result of the hybrid partition algorithm on the C3540 circuit. 
 
Partitioning 
Value 
Algorithms 
 
No.  of  cuts Fitness 
function 
%Area Reduction 
 
14 
KL+Mincut+
GA/ 
 
FM+Mincut+
GA 
 
618 
 
60 
40.34%  / 
 
41.22% 
 
16 
KL+Mincut+
GA 
 
FM+Mincut+
GA 
 
570 
 
52 
40.25% / 
 
40.88% 
 
21 
KL+Mincut+
GA 
 
FM+Mincut+
GA 
 
510 
 
38 
 40.68% / 
 
41.22% 
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3. RESULTS AND COMPARISON 
The ACM/SIGDA benchmark circuit is considered for implementation. The different sized 
circuits are chosen from the bench mark and the nodes and netlists are used on the KL algorithm 
and FM algorithm for partitioning. To this result mincutalgorithm merged with genetic algorithm 
ie Hybrid genetic algorithm [HGA] is used to extract the optimized area for the given circuitThe 
graph below showcases the different optimizations obtained for different circuits 
(C3540,C1908).To evaluate the performance of the algorithm 16 runs were performed on each 
C3540,C1908 circuits and the result is shown as graph in Fig[1]. 
 
C3540 circuit.C1908  circuit. 
Fig [1 ]:Comparison graph showing percentage area reduction on C3540 ,C1908 circuit. 
4. CONCLUSION 
In the works done till date the effectiveness of the evolution based hybrid area minimization is 
explore less. This paper deals with the combinatorial benchmark circuit implementations at gate 
level, area optimization using evolution based GA approach. The hybrid genetic algorithm 
[HGA] applied to the partitioning and placed nodes and unifies the two design stages of floor 
planning and partitioning. The results suggest thatan overall area optimization to a level of 40% 
among different sized small and medium circuits of the benchmark.The partition algorithms act 
as the local optimizers and the genetic algorithm approach provides a promising solution by 
greedy convergence, for the pre design testing and optimizing procedures. Though there are two 
methods for area optimization like gate level optimization and transistor resizing,the work 
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discussed here is focused on reducing and optimizing area at gate level .It also emphasizes on the 
flexibility of choosing the flow of algorithms based on the application and complexity of the 
circuits.  
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